Bookmark and Share Printer-friendly version Email to a Friend

FlipChip Announces NANOPillar Bumping Technology for Lead-free Fine Pitch Flip Chip, 3D Packaging Apps

(Technology News, 10 Nov 2009 )

FlipChip International has announced a major step forward in semiconductor package miniaturization with its NANOPillar wafer bumping technology. NANOPillar wafer scale bumping delivers for the first time, highly adaptable lead-free solder capping for extremely tight tolerance stand-off geometries in demanding applications including smart phones and portable medical devices. Previously, pillar bump lead-free solder alloys have been limited to a narrow range of binary metallurgies because of the electroplating processes utilized to form the miniature solder interconnections. These binary alloys are not optimized for the high reliability requirements of ultra-thin packaging such as the drop test, high temperature storage or thermal cycling. With NANOPillar, a wide variety of lead-free solder metallurgies tailored to the intended needs of the application can be provided with high coplanarity of the formed bumps. This bumping technology targets the rapidly expanding ultra-fine pitch applications in the 35 to 150 micron pitch range for flip chip substitution in lead frame and BGA Au wirebonding applications and 3D packaging.

Wafer Level Chip Scale Packaging (WLCSP) and 3D packaging are becoming fundamental technologies for the miniaturization of a broad range of different advanced mobile devices including smart phones, image sensors, automotive, gaming, medical monitoring equipment and defense applications and involves chip-to-wafer, chip-to-chip and/or chip-to-substrate flip chip interconnections. FlipChip International is a recognized leader in WLCSP and flip chip bumping. The NANOPillar product offering leverages FCI's technical expertise to enable near limitless solder compositions tailored for the intended application.

Bob Forcier, Chief Executive Officer at FlipChip International, said, "We are excited by our continued advancements in our product roadmap for green technologies that provide our valued customers the best options for miniaturization. Our investments in new product development and design for next generation packaging for smart phones and other high growth applications are on track and accelerating. We believe NANOPillar will provide our customers new options in this demanding global economy where designs turn rapidly and expectations on performance are high."

Ted Tessier, Chief Technical Officer of FlipChip International, said, "Looking forward, NANOPillar bumping is a key enabling technology for cost reduction by Au wirebond displacement in conventional packages as well as for emerging 3D packaging applications. The interest in Pillar bumping by our customers has been overwhelming; particularly in light of the diverse solder alloy options that are enabled. In developing our NANOPillar bumping technology, our focus has been to develop a proprietary, next generation pillar bumping technology with unsurpassed solder composition versatility."

FlipChip International

 
Printer-friendly version Email to a Friend
 
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
ADVERTISEMENT
 
Related Content 

bb

 
 
ON-DEMAND WEBCASTS


 
 
Highest Rated  
Feedback Loop  

ADS BY GOOGLE 
 
 
 
ADVERTISEMENT
Press Release 
 
TECHNOLOGY NEWS
 
 
 
PRODUCT NEWS
 
FEATURED SPONSORS
 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
     
Reference Designs 
   
     
 
 
 
 

 

RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
What type of environmental regulation do you think will be most beneficial for the tech industry?
Proper recycling and disposal
Push for power efficiency and energy conservation
Chemical/lead regulation
View results


 
     
 
Power Technology E-newsletter 
Power.org Releases Power Architecture 32-bit Application Binary Interface Supplement
EDNA, May 11
POL Regulators Designed for Energy-efficient Computing
EDNA, March 11
Fairchild Revolutionizes Power Savings
EDNA, January 11
Lattice Transforms Board Power and Digital Management
EDNA, November 10
 
Analog E-newsletter 
12V Dual-channel Synchronous Buck Converter Features Integrated FETs
EDNA, February 10
Power MOSFETs features reduced top-side thermal impedanc
EDNA, January 10
 
     
 
KNOWLEDGE CENTER
 
Texas Instruments: DaVinci™ Technology
 
Texas Instruments: Safe Bet Series
 
 
INDUSTRY LINKS
 
Photonics Association (Singapore)
Singapore Industrial Automation Association (SIAA)
Taiwan Semiconductor Industry Association (TSIA)
 
 
OUR SPONSORS
 






Keithley Instruments
With more than 60 years of measurement expertise, Keithley Instruments has become a world leader in advanced electrical test instruments and systems from DC to RF (radio frequency). Our products solve emerging measurement needs in production testing, process monitoring, product development, and research...
 
 
 
     
 

EDN India | EDN Taiwan | EDN Korea | EDN Japan | EDN China | EDN | EDN Europe

 
ABOUT EDN Asia | CONTACT US
   
© 2012 EDN Asia All rights reserved.