Actel Releases Development Environment for SmartFusion FPGAs

Actel Corp. has announced the immediate availability of its comprehensive and easy-to-use development environment for the newly introduced SmartFusion intelligent mixed signal FPGAs. The extensive ecosystem includes the Libero Integrated Design Environment (IDE) v9.0 with Synplify Pro and Identify from Synopsys, ModelSim from Mentor Graphics, and SoftConsole v3.1, Keil and IAR Systems software IDEs, plus access to leading RTOS and middleware from Micrium.

In conjunction with the integration of FPGA, hard ARM Cortex-M3 processor based microcontroller subsystem and programmable analog in a single SmartFusion device, Actel has also taken design integration to a new level. Actel's Libero IDE v9.0 delivers a full-featured FPGA design flow, while SoftConsole v3.1, Actel's Eclipse-based software IDE with GNU compiler and debugger, enables the rapid production of C and C++ executables for the microcontroller subsystem (MSS). A key innovative feature of the design flow is the MSS configurator that enables configuration of the Cortex-M3 processor, hard peripherals and programmable analog, and can be used as either part of the FPGA flow or standalone in the embedded design flow.

SmartFusion devices involve three different types of design: FPGA, embedded, and analog design. These roles may be filled by three, two or even a single designer, depending on company structure and project complexity.

• FPGA Design
The free Libero IDE is Actel's comprehensive software toolset for designing with all Actel FPGAs. Libero IDE includes industry-leading synthesis, simulation and debug tools such as Synplify Pro and Identify from Synopsys and ModelSim from Mentor Graphics, as well as innovative timing and power optimization and analysis tools.

• Embedded Design
Actel offers free SoftConsole Eclipse-based IDE, which includes the GNU C/C++ compiler and GDB debugger. Actel is partnering with Keil and IAR Systems to provide software IDE support to SmartFusion embedded designers. Free evaluation versions and full-featured versions are available from the respective suppliers.

• Analog Design
One function of the MSS configurator is to provide simple graphical configuration for current, voltage and temperature monitors, sample sequencing setup, and post-processing configuration, as well as DAC output settings.

The MSS configurator not only allows for analog configuration but automatically generates a memory map for any peripherals added in the FPGA fabric, generates all firmware drivers and delivers sample code for each device peripheral, thus creating a bridge between the FPGA and embedded design and enabling device configuration to be easily shared among members of the design team.

Actel SmartFusion Development Kit

Actel


RELATED ARTICLES
Actel Launches Intelligent Mixed Signal FPGAs

Actel CEO John East to Retire

Actel's FPGAs Designed into Multiple Applications in Boeing's 787 Dreamliner

Actel Extends Core8051s Processor Support to FPGA Families

Actel's RTAX-DSP FPGAs Feature New Configurable DSP IP Cores