Bookmark and Share Printer-friendly version Email to a Friend

Rethinking static-timing analysis

( 01 Jul 2010 )
By Ron Wilson, Executive Editor, EDN

STA (static-timing analysis) was nearly an instant success at timing closure 15 years ago, and nothing much has changed since except for creating partitioning/scheduling algorithms to parallelize the algorithms for multicore CPUs. This stasis has allowed an increase in the number of instances in a design, the number of modes in which you must analyze a design, and the number of process corners. Consequently, runtimes for full designs across modes and corners have become enormous—days, in some cases.

That situation has turned STA from an elegant, fast tool into a powerful and trusted, but ponderous, necessity, consuming licenses and days of precious schedule with abandon. If there were a way to dramatically speed up STA, users would need fewer licenses, could save the real-estate and power costs for huge server collections, and could employ the tool in situations in which it has become impractical today, such as checking timing constraints or evaluating ECOs (engineering change orders).

Several alternatives exist for accelerating STA. To begin with, the task is parallelizable. Most nets are independent with regard to delay, so you can organize the nets into independent sets and dispatch them to independent threads. That fact makes STA inherently friendly to multicore computing and, more practically, to execution on graphics processors.

According to Dan Blong, technical-marketing manager at Magma Design Automation, 15 years have elapsed since anyone looked at the underlying algorithms and the code to see whether there were other ways to accelerate the analysis. A team headed by Pathmill pioneer Jacob Avidan set out two years ago to accomplish that goal. The result is Tekton, a new STA/extraction/Spice environment. Magma claims that Tekton runs significantly faster as a timing analyzer on a single CPU and dramatically faster in a multimode/multicorner analysis on a multicore machine. The company claims that it can perform these tasks on any design, using one machine, and in less than an hour, further claiming a speed of 1 million nets per minute and near-linear scaling for as many as 24 CPUs.

The improved performance comes primarily from careful organization of the work to avoid the need for repeating calculations—that is, recognizing tasks that are unnecessary and saving intermediate results for use in future calculations. It does not mean compromising timing accuracy. Blong says that Tekton correlates well with PrimeTime delay results and approximates PrimeTime crosstalk results.

Tekton drops into existing flows, accepting PrimeTime tcl and Perl scripts. The complete Tekton environment includes the Tekton QCP extraction tool, which correlates to QuickCap, and crosstalk analysis, on-chip variation analysis, and an integrated Spice engine. In addition to timing an entire design in less than an hour, the package includes an incremental mode that lets you work directly on particular blocks of IP (intellectual property) or on ECOs.

Magma Design Automation

 
Printer-friendly version Email to a Friend
 
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
ADVERTISEMENT
 
Related Content 
 
 
ON-DEMAND WEBCASTS


 
 
Highest Rated  
Feedback Loop  

ADS BY GOOGLE 
 
 
 
ADVERTISEMENT
Press Release 
 
TECHNOLOGY NEWS
 
 
 
PRODUCT NEWS
 
FEATURED SPONSORS
 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
     
Reference Designs 
   
     
 
 
 
 

 

RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
What type of environmental regulation do you think will be most beneficial for the tech industry?
Proper recycling and disposal
Push for power efficiency and energy conservation
Chemical/lead regulation
View results


 
     
 
Power Technology E-newsletter 
Power.org Releases Power Architecture 32-bit Application Binary Interface Supplement
EDNA, May 11
POL Regulators Designed for Energy-efficient Computing
EDNA, March 11
Fairchild Revolutionizes Power Savings
EDNA, January 11
Lattice Transforms Board Power and Digital Management
EDNA, November 10
 
Analog E-newsletter 
12V Dual-channel Synchronous Buck Converter Features Integrated FETs
EDNA, February 10
Power MOSFETs features reduced top-side thermal impedanc
EDNA, January 10
 
     
 
KNOWLEDGE CENTER
 
Texas Instruments: DaVinci™ Technology
 
Texas Instruments: Safe Bet Series
 
 
INDUSTRY LINKS
 
Photonics Association (Singapore)
Singapore Industrial Automation Association (SIAA)
Taiwan Semiconductor Industry Association (TSIA)
 
 
OUR SPONSORS
 






Keithley Instruments
With more than 60 years of measurement expertise, Keithley Instruments has become a world leader in advanced electrical test instruments and systems from DC to RF (radio frequency). Our products solve emerging measurement needs in production testing, process monitoring, product development, and research...
 
 
 
     
 

EDN India | EDN Taiwan | EDN Korea | EDN Japan | EDN China | EDN | EDN Europe

 
ABOUT EDN Asia | CONTACT US
   
© 2012 EDN Asia All rights reserved.