Bookmark and Share Printer-friendly version Email to a Friend

Synopsys Expands LTE Model Library with TDD Support

(Technology News, 12 Aug 2010 )

Synopsys Inc. has announced the availability of the Time Division Duplex (TDD) mode in its Long-term Evolution (LTE) Model Library for physical layer system simulation. The addition of the TDD mode to the proven LTE Model Library enables developers of semiconductors for LTE network equipment and devices to quickly and reliably extend their designs to support this important version of the 3rd Generation Partnership Project (3GPP) LTE standard.

The 3GPP LTE standard is the latest standard in mobile network technology. The primary advantages of LTE are high throughput, low latency, a simple architecture resulting in low operating costs, and support for both TDD and Frequency Division Duplex (FDD). Synopsys' LTE library includes models of the transmitter and the physical channel as defined in the 3GPP standard as well as functional models of ideal receivers that can serve as references, providing an end-to-end simulation chain for both uplink and downlink transmission and reception. By leveraging both FDD and TDD mode models from the LTE Model Library, designers can focus on the development of highly-optimized, multi-mode modems for the entire LTE standard.

"The use of behavioral models of Xilinx's baseband IP together with the Synopsys LTE Model Library allows customers to assess the performance advantages of our IP within the context of a standards-compliant system," said Mark Quartermain, baseband marketing manager at Xilinx. "Synopsys' ability to deliver an end-to-end LTE physical layer model along with high-performance simulators enables system architects to accelerate their algorithm design by relying on standard-compliant reference models for the entire physical layer simulation chain."

The LTE Model Library offers ready-to-use, standard-compliant test benches and simulation scripts that cover the test scenarios as defined in the LTE standard document. Models and scripts adhere to release 8.9 of the 3GPP LTE standard and will be upgraded as the standard evolves. In addition, the reference models in the LTE Model Library have been optimized to take advantage of the stream-driven data flow technology in Synopsys' SPW and System Studio tools, and are designed to provide a comprehensive and efficient development environment for advanced digital signal processing design.

"The complexity of the LTE standard requires simulating more than 100 billion test vectors to check for compliance, creating quite a verification challenge," said Johannes Stahl, director of marketing for system-level design at Synopsys. "Our LTE models are highly optimized for simulation performance. Together with our advanced algorithm design tools, the new LTE Model Library helps base station and handset modem designers ensure their functional design meets the LTE standard in the shortest possible time."

Synopsys

RELATED ARTICLES
Synopsys and Lattice Extend OEM Relationship on FPGA Synthesis Tool

Synopsys and GLOBALFOUNDRIES to Develop DesignWare IP for 28nm HKMG Technologies

ARM, IBM, Samsung, GLOBALFOUNDRIES and Synopsys Announce 32/28nm Design Platform

Synopsys Announces Audio IP in 40nm and 55nm Process Technologies

 
Printer-friendly version Email to a Friend
 
Article Rating 
Average Rate: No rating yet
 
Poor Quite Good Good Very Good Excellent
 
 
ADVERTISEMENT
 
Related Content 
 
 
ON-DEMAND WEBCASTS


 
 
Highest Rated  
Feedback Loop  

ADS BY GOOGLE 
 
 
 
ADVERTISEMENT
Press Release 
 
TECHNOLOGY NEWS
 
 
 
PRODUCT NEWS
 
FEATURED SPONSORS
 
 
 
DESIGN CENTERS
 
ADVERTISEMENT
     
Reference Designs 
   
     
 
 
 
 
 

RSS
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   

POLL
What type of environmental regulation do you think will be most beneficial for the tech industry?
Proper recycling and disposal
Push for power efficiency and energy conservation
Chemical/lead regulation
View results
 
     
 
Power Technology E-newsletter 
Power.org Releases Power Architecture 32-bit Application Binary Interface Supplement
EDNA, May 11
POL Regulators Designed for Energy-efficient Computing
EDNA, March 11
Fairchild Revolutionizes Power Savings
EDNA, January 11
Lattice Transforms Board Power and Digital Management
EDNA, November 10
 
Analog E-newsletter 
12V Dual-channel Synchronous Buck Converter Features Integrated FETs
EDNA, February 10
Power MOSFETs features reduced top-side thermal impedanc
EDNA, January 10
 
     
 
KNOWLEDGE CENTER
 
Texas Instruments: DaVinci™ Technology
 
Texas Instruments: Safe Bet Series
 
 
INDUSTRY LINKS
 
Photonics Association (Singapore)
Singapore Industrial Automation Association (SIAA)
Taiwan Semiconductor Industry Association (TSIA)
 
 
OUR SPONSORS
 






Keithley Instruments
With more than 60 years of measurement expertise, Keithley Instruments has become a world leader in advanced electrical test instruments and systems from DC to RF (radio frequency). Our products solve emerging measurement needs in production testing, process monitoring, product development, and research...
 
 
 
     
 

EDN India | EDN Taiwan | EDN Korea | EDN Japan | EDN China | EDN | EDN Europe

 
ABOUT EDN Asia | CONTACT US
   
© 2012 EDN Asia All rights reserved.