Synopsys Reduces Embedded Memory Transient Errors

Synopsys Inc.'s DesignWare STAR ECC (Self-Test and Repair Error Correcting Codes) IP, part of its DesignWare STAR Memory System product family, offers a highly automated design implementation and test diagnostic flow that helps system-on-chip (SoC) designers to quickly reduce the number of embedded memory transient errors, such as soft errors, that occur in emerging semiconductor process technologies. Targeted at applications such as automotive, aerospace and high-end computing, the DesignWare STAR ECC IP enables designers to achieve high performance and high field reliability while improving time-to-market.

The DesignWare STAR ECC IP is a configurable IP solution that enables designers to achieve a higher level of protection against transient errors compared to the classic ECC approach and deliver a more reliable product to the market. This approach allows designers to select the desired level of fault tolerance and generate the corresponding logic through the DesignWare STAR ECC IP. The DesignWare STAR ECC IP is designed to provide optimal performance of partial word writes and improved error detection/correction capability in multi-bit upsets and random bit errors.

Synopsys

RELATED ARTICLES
Synopsys DesignWare HDMI Tx Controller, PHY IP Receive HDMI Certification

Carl Zeiss and Synopsys to Collaborate on In-Die Metrology

ORA Acquisition Extends Synopsys' Capability into Optical Design and Analysis