|
| (Product News, 24 Nov 2010 ) |
|
|
Synopsys Inc. has enhanced its LightTools illumination design and analysis software. LightTools version 7.1 delivers new analytical capabilities that speed the development of luminaires, particularly for general lighting and automotive applications. In addition, new user interface features maximized working area and flexibility to help boost designers' productivity throughout the design and verification process.
"With version 7.1, LightTools continues to deliver significant new enhancements to assist designers in visualizing and optimizing luminaire performance," said George Bayz, Vice President and General Manager of the Optical Solutions Group at Synopsys. "Powerful new analysis features, combined with a more flexible user interface, will help accelerate the process of validating a system's color quality, light distribution and other key performance metrics."
LightTools 7.1 adds support for IES photometry types A and B for orienting intensity data for both far-field and surface receivers. This simplifies the analysis of sources with non-rotationally symmetric output, such as automotive headlamps, tail lamps and interior lighting. In addition, LightTools 7.1 contains a utility for automatically generating photometric reports in the standardized IES format; IES Indoor, Flood and Road Report types are all supported.
A new analysis feature in LightTools 7.1 lets users superimpose illuminance data on any user-defined plane in the 3D model, helping them quickly understand the shape and orientation of the distribution across a receiver relative to the model geometry.
A new CIE color difference capability provides a mechanism for calculating and optimizing spatial or angular color differences in a system. This analysis is useful for designers whose goal is to produce an even color distribution across an entire display, for applications ranging from flat panel displays and projectors to display backlights and LED-based luminaires.
LightTools
Synopsys
RELATED ARTICLES Synopsys and SMIC Partner on 65nm and 40nm Process Nodes
Synopsys Enables Full Chip Transistor Level Timing Analysis on Cavium Processors
Synopsys to Expand Synthesis-based Test Technology
|
| |
|
|
|
|
| |
|
|
Average Rate:
No rating yet |
| |
| |
|
|
|
|
| |
|
|
| |
|
|
| 25/4/2012 |
|
| 25/4/2012 |
|
| 25/4/2012 |
|
| |
|
|
|
|
|
|
|
| |
|
| |
|
| 30/3/2012 |
|
| 22/3/2012 |
|
| 1/3/2012 |
|
| |
|
|
|
|
|